review the material. That is, a copy of a co-pending application was not required prior to November 2000. See the attached rules of practice that controlled when this Information Disclosure Statement was filed. Therefore, consideration of the item is respectfully requested.

Claim 11 has been amended to call for independently packetizing at least two heterogeneous video streams. Heterogeneous video is explained in the background. It is video from disparate sources intended to be displayed on a single video display device. For example, a video may be graphics or streaming video normally associated with television programming. The graphics may come from associated processor-based systems for display on a display device, which also receives other video sources. A heterogeneous video may also include video from playback devices such as videocassette recorders or digital versatile disc players, games and applications like e-mail, web browsers, and word processors. Generally, heterogeneous video is displayed on a single display device by mixing the disparate content within a processor-based system and then coding the disparate content to a single common video output signal for interface to the display. Inevitably, such an output represents an awkward comprise between different ideal representations for each of the sources and limitations imposed by the actual display device.

The cited reference to Lu simply does not say much of anything about the sources that he receives. There is no indication that they are heterogeneous and there is no indication that anything in particular is done to handle their heterogeneous nature. Therefore, the Section 102 rejection of claim 11 should be reconsidered.

Claim 13 calls for each of the video streams to have a different frame rate and they are packetized so that they may be depacketized at their original frame rate in a display device. In Lu, no indication is provided as to how the packetized streams are handled thereafter. Thus, there is no teaching that they are received at different frame rates, packetized, and enabled to be depacketized at the original frame rate. Therefore, reconsideration of the rejection of claim 13 is respectfully requested.

In view of these remarks, the application is now in condition for allowance and the Examiner's prompt action in accordance therewith is respectfully requested.

Respectfully submitted,

Date: 6/1/02

Timothy N. Trop

Registration No. 28,994

TROP, PRUNER & HU, P.C.

8554 Katy Freeway, Suite 100 Houston, Texas 77024-1805

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]



# **APPENDIX**

# Please amend claim 11 as follows:

- 11. (Amended) A system comprising:
  - a processor;
  - a storage coupled to said processor;
  - a video controller coupled to said processor; and
  - a packetization device coupled to said video controller [which] to

independently packetize[s] at least two heterogeneous video streams.

[Cot of Federal Regulations]
[Title 37, Volume 1]
[Revised as of July 1, 1999]
From the U.S. Government Printing Office via PO Access
[CITE: 37CFR1.98]

[Page 56]

TITLE 37--PATENTS, TRADEMARKS, AND COPYRIGHTS

CHAPTER I -- PATENT AND TRADEMARK OFFICE, DEPARTMENT OF COMMERCE

PART 1--RULES OF PRACTICE IN PATENT CASES--Table of Contents

Subpart B--National Processing Provisions

Sec. 1.98 Content of information disclosure statement.

- (a) Any information disclosure statement filed under Sec. 1.97 shall include:
- (1) A list of all patents, publications, or other information submitted for consideration by the Office;
  - (2) A legible copy of:
  - (i) Each U.S. and foreign patent;
- (ii) Each publication or that portion which caused it to be listed;
- (iii) All other information or that portion which caused it to be listed, except that no copy of a U.S. patent application need be included; and
- (3) A concise explanation of the relevance, as it is presently understood by the individual designated in Sec. 1.56(c) most knowledgeable about the content of the information, of each patent, publication, or other information listed that is not in the English language. The concise explanation may be either separate from the specification or incorporated therein.
- (b) Each U.S. patent listed in an information disclosure statement shall be identified by patentee, patent number and issue date. Each foreign patent or published foreign patent application shall be identified by the country or patent office which issued the patent or published the application, an appropriate document number, and the publication date indicated on the patent or published application. Each publication shall be identified by author (if any), title, relevant pages of the publication, date and place of publication.
- (c) When the disclosures of two or more patents or publications listed in an information disclosure statement are substantively cumulative, a copy of one of the patents or publications may be submitted without copies of the other patents or publications provided that a statement is made that these other patents or publications are cumulative. If a written English-language translation of a non-English language document, or portion thereof, is within the possession, custody or control of, or is readily available to any individual designated in Sec. 1.56(c), a copy of the translation shall accompany the statement.
- (d) A copy of any patent, publication or other information listed in an information disclosure statement is not required to be provided if it was previously cited by or submitted to the Office in a prior application, provided that the prior application is properly identified in the statement and relied upon for an earlier filing date under 35 U.S.C. 120.

[57 FR 2035, Jan. 17, 1992]

## WA ocument Retrieval

[Cot of Federal Regulations] [Title 37, Volume 1]

[Revised as of July 1, 2000]

From the U.S. Government Printing Office

[CITE: 37CFR1.98]

[Page 57]

# TITLE 37--PATENTS, TRADEMARKS, AND COPYRIGHTS

Access

CHAPTER I--PATENT AND TRADEMARK OFFICE, DEPARTMENT OF COMMERCE

PART 1--RULES OF PRACTICE IN PATENT CASES--Table of Contents

Subpart B--National Processing Provisions

Sec. 1.98 Content of information disclosure statement.

- (a) Any information disclosure statement filed under Sec. 1.97 shall include:
- (1) A list of all patents, publications, or other information submitted for consideration by the Office;
  - (2) A legible copy of:
  - (i) Each U.S. and foreign patent;
- (ii) Each publication or that portion which caused it to be listed;
- (iii) All other information or that portion which caused it to be listed, except that no copy of a U.S. patent application need be included; and
- (3) A concise explanation of the relevance, as it is presently understood by the individual designated in Sec. 1.56(c) most knowledgeable about the content of the information, of each patent, publication, or other information listed that is not in the English language. The concise explanation may be either separate from the specification or incorporated therein.
- (b) Each U.S. patent listed in an information disclosure statement shall be identified by patentee, patent number and issue date. Each foreign patent or published foreign patent application shall be identified by the country or patent office which issued the patent or published the application, an appropriate document number, and the publication date indicated on the patent or published application. Each publication shall be identified by author (if any), title, relevant pages of the publication, date and place of publication.
- (c) When the disclosures of two or more patents or publications listed in an information disclosure statement are substantively cumulative, a copy of one of the patents or publications may be submitted without copies of the other patents or publications provided that a statement is made that these other patents or publications are cumulative. If a written English-language translation of a non-English language document, or portion thereof, is within the possession, custody or control of, or is readily available to any individual designated in Sec. 1.56(c), a copy of the translation shall accompany the statement.
- (d) A copy of any patent, publication or other information listed in an information disclosure statement is not required to be provided if it was previously cited by or submitted to the Office in a prior application, provided that the prior application is properly identified in the statement and relied upon for an earlier filing date under 35 U.S.C. 120.

[57 FR 2035, Jan. 17, 1992]





APPLICATION

RECEIVED

FOR

JUN 2:4:2002 **Technology** Center 2600

# UNITED STATES LETTERS PATENT

TITLE:

LIQUID CRYSTAL OVER SEMICONDUCTOR

DISPLAY WITH ON-CHIP STORAGE

INVENTORS:

SCOTT A. ROSENBERG and

ANTHONY C. MILLER

Express	Mail	No.:	EL360180325US	
_				
Date:			JULY 30, 1999	



5

10

15

20

INTL-0219-US (P7127)

### LIQUID CRYSTAL OVER SEMICONDUCTOR DISPLAY WITH ON-CHIP STORAGE

#### Background

This invention relates generally to displays for electronic devices such as computers.

Liquid crystal displays (LCD) are used as the displays for a large number of electronic devices including laptop computers, telephones, desktop computers, and televisions. However, the predominant display technology continues to use cathode ray tubes (CRT). Most displays today are designed to interface with the older analog technology standards.

Typical CRTs use a raster update interface. This means that pixels must be repeatedly traced in a linear fashion from left to right across the display and from top to bottom. This scanning occurs at a relatively high rate because the image elements of the CRT glow for only a short period of time. Thus, these image elements or phosphors must be frequently refreshed in order to give the appearance of constant light.

Because of the prevalence and widespread acceptance of CRTs as displays for electronic devices, most displays, including liquid crystal displays, tend to match the CRT interface paradigm. Thus, most displays are not designed to have their images persist for a relatively longer time

because the raster interface paradigm guarantees that the image is quickly refreshed.

The display refresh controller which provides the refresh signals for the display may use an interface bus that is also used by a graphics processor and general purpose microprocessor in the host system. In addition, the controller may make use of the system memory that other system level devices utilize. Thus, the continuing demands for display refresh tend to tax the available system resources. This means that some portion of the available system bandwidth must be dedicated to supporting the display refresh operation. This may adversely affect bandwidth and potentially decrease system performance.

The need to periodically refresh the information in the display takes up some of the bandwidth that could be used to increase the resolution of the display. In addition, some of the available bandwidth could be used to provide higher rate images if that bandwidth were not consumed in supplying redundant information to the display.

20 <u>Summary</u>

5

10

15

A display includes a semiconductor substrate. A liquid crystal over semiconductor pixel array is formed in the substrate. A memory coupled to the array is also formed in the substrate.

# Brief Description of the Drawings

Fig. 1 is a schematic cross-sectional view of one embodiment of the display in accordance with the present invention;

Fig. 2 is a more detailed enlarged, cross-sectional view of a display of the type shown in Fig. 1;

Fig. 3 is a block diagram of a display in accordance with one embodiment of the present invention;

Fig. 4 is a system level block diagram of another embodiment of the present invention;

10

15

20

25

Fig. 5 is a schematic diagram of one cell of the display in accordance with another embodiment of the present invention; and

Fig. 6 is a schematic diagram of a display implementing one embodiment of the present invention.

#### Detailed Description

Referring to Fig. 1, an electro-optical device 10, such as a spatial light modulator (SLM), may include a plurality of reflective mirrors 12 defined on a semiconductor substrate 14 in accordance with one embodiment of the present invention. Advantageously, the device 10 is implemented using liquid crystal over semiconductor (LCOS) technology. LCOS technology may form large screen projection displays or smaller displays (using direct view rather than projection technology). With LCOS technology, the liquid crystal display is formed in

association with the same substrate that forms complementary metal oxide semiconductor (CMOS) circuit elements. The display may be a reflective liquid crystal display.

5

10

15

20

25

The device 10 may include a silicon substrate 14 with a metal layer defining the mirrors 12. The mirrors 12 may be the mirrors of an electro-optic display such as a liquid crystal display. For example, the mirrors 12 may be part of spatial light modulator (SLM) for one of the color planes of a tricolor display. Potentials applied to the mirrors 12 alter the liquid crystal to modulate the incoming light to create images which then can be directly viewed or projected onto a projection screen.

Referring to Fig. 2, each cell or pixel of the display may include a reflective mirror 24 forming one of the mirrors of one of the pixels 12 shown in Fig. 1. In one embodiment of the invention, each cell may be rectangular or square and a slight spacing may occur between each adjacent mirror 24. Thus, a rectangular array of mirrors 24 may form an array of pixel elements in conjunction with liquid crystal material 20 positioned over the mirrors 24.

The LCOS structure includes a silicon substrate 14 having doped regions 32 formed therein. The doped regions 32 may define transistors for logic elements and/or memory cells which operate in conjunction with the display pixels as will be described hereinafter. Four or more metal

layers may be provided, including a metal one layer 30 which is spaced by an inter-layer dielectric (ILD) 31 from a metal two layer 28 and a metal three layer 26. A metal four layer may form the pixel mirrors 24. Thus, for example, the metal two layer 28 may provide light blocking and the metal one layer may provide the desired interconnections for forming the semiconductor logic and memory devices. The pixel mirrors 24 may be coupled, by way of vias 32, with the other metal layers.

5

20

25

A dielectric layer 22 may be formed over the mirror 24. A liquid crystal or electro-optic material 20 is sandwiched between a pair of buffered polyimide layers 19a and 19b. One electrode of the liquid crystal device is formed by the metal layer 24. The other electrode is formed by an indium tin oxide (ITO) layer 18.

A top plate 16 may be formed of transparent material. The ITO layer 18 may be coated on the top plate 26. The polyimide layers 19a and 19b provide electrical isolation between the capacitor plates which sandwich the electro-optic material 20. However, other insulating materials may be coated on the ITO layer 18 in place of or in addition to the polyimide layers.

Using the LCOS structure, for example as depicted in Fig. 2, a memory element or array may be incorporated into the same silicon substrate which includes the pixel array. In one embodiment of the present invention, a separate

memory array 36 may be included on the same substrate 14 that includes the pixel array 42, as shown in Fig. 3. The memory array may be, for example, dynamic random access memory (DRAM).

The memory array 36 receives and transmits data, as indicated by the arrows on the left side of the array 36 from a display controller in a host processor-based system (not shown in Fig. 3). The array 36 also communicates with the pixel array 42 via a refresh circuit 38 utilized for both DRAM memory refresh and pixel array refresh. A digital to analog converter 40 converts the data from the memory 36 to an analog format for addressing particular pixels in the pixel array 42. Moreover, the refresh circuit 38 may feed back to the memory array 36 so that the refresh circuit 38 not only refreshes the pixels in the pixel array 42 but also refreshes the memory array 36.

Thus, in the process of rewriting the DRAM cells for their own refresh, the same refresh circuitry also updates the pixel cells. Since DRAM and pixel refresh cycles are combined into one cycle, the overall read bandwidth, sourced from the DRAM array, may be reduced. Compared to systems where two separate streams of data are simultaneously read out of the DRAM array, less bandwidth may be used. By using only one stream for both refresh operations, combining the memory and refresh cycles into

one cycle, the overall bandwidth required from the DRAM memory is reduced.

5

10

15

20

25

In refresh embodiments, flexibility may be achieved in the number of DRAM bits allocated per pixel cell. In some applications, for instance, the creation of multiple low accuracy buffers may be more advantageous than the creation of a single high accuracy buffer. Because the internal scan process produces additional margin, memory bits may be transferred to the pixel array in many ways using embodiments of the present invention.

Referring next of Fig. 4, a processor-based host system 51 for the electro-optical device 10 includes a system memory 43 which is coupled through an interface bus 44 with a general purpose microprocessor 46 in accordance with one embodiment of the invention. The interface bus 44 also may provide processor and memory access to a media or graphics processor 48 and a display refresh controller 50. The display refresh controller is coupled by a bus 49 to the electro-optic device 10 which may be an LCOS display with integrated storage.

In systems that do not modulate the liquid crystal display in an analog fashion, no digital to analog conversion may be used. Values may be read directly from the storage array and used to modulate the pixel elements in the time domain. Such systems are often called pulsewidth-modulation (PWM) systems. For example, a 50%

brightness value stored in a storage array may entail turning the pixel cell on for half of a frame time and then off for the second half of the frame time.

In other cases, a digital to analog converter may convert data from the memory to an analog gray scale format for use by a pixel array. For example, an entire column or more of pixel values may be read from the storage array into an on-chip register. These values may be converted to analog values in parallel and driven into the pixel array.

5

10

15

20

25

One electro-optical device 10 which may not need a periodic display refresh in some embodiments, is illustrated in Fig. 5. If the periodic display refresh is eliminated, this may also increase the available system wide bandwidth. The illustrated embodiment uses integrated memory 60 for each pixel cell 12. In some embodiments, pixel information may be passed through a digital to analog converter (DAC) 62 to produce gray scale information. The particular manner in which pixels are arranged in the storage array and converted to analog signals may vary by implementation.

Each pixel metal electrode or top metal 12 may be coupled to a separate DAC 62. In one embodiment of the present invention, the DAC may be an eight bit DAC coupled to eight one bit storage elements 60. Each storage element 60 may, for example, be a static random access memory (SRAM) cell. Each one bit storage element 60 may be

coupled by a transfer transistor 58 to a different row 56 and a column 54. Thus, the information which is used to refresh the metal mirror 12 may be stored in the memory 60. When it is desired to change the pixel information to change the displayed image, then the information in the memory 60 is refreshed.

Since the display refresh controller only needs to refresh new information to the display, the overall drain on the computer system including the buses and memory may be reduced, potentially yielding better performance out of the other components in the computer system which rely on these limited resources. In addition, the amount of redundant information flowing to the display may be reduced, allowing more new information to be sent to the display. This potentially enables the display of higher resolution or higher rate images.

In one embodiment of the present invention, a projection display 64 includes the spatial light modulators 66, 74 and 76, using liquid crystal over silicon technology with integrated memory. The reflective liquid crystal display projection system 64 typically includes a modulator or display panel (LCD display panels 74, 66 and 76) for each primary color that is projected onto a screen 92. In this manner, for a red-green-blue (RGB) color space, the projection system 64 may include an LCD display panel 74 that is associated with a red color band, an LCD display

panel 66 that is associated with the green color band and LCD display panel 76 that is associated with the blue color band. Each of the LCD display panels 66, 74 and 76 modulates light from the light source 94 and the optics 96 that form red, green and blue images, respectively, and add together to form a composite color image on the screen 92. To accomplish this, each LCD display panel receives electrical signals indicating the corresponding modulated beam image to be formed.

More particularly, the projection display 64 may include a beam splitter 86 that directs a substantially collimated white beam 98 of light, provided by the light source 94, to optics that separate the white beam 98 into red 82, blue 78 and green 102 beams. In this manner, the white light beam 98 may be directed to a red dichroic mirror 72 that reflects the red beam towards the LCD display panel 74 that, in turn, modulates the red beam 82. The blue beam passes through the red dichroic mirror to a blue dichroic mirror 70 that reflects the blue beam towards the LCD panel 76 for modulation. The green beam 102 passes through the red and blue dichroic mirrors for modulation by the LCD display panel 66.

For reflective LCD display panels, each LCD display panel 66, 74 and 76 modulates the incident beam and reflects the modulated beams 90, 100 and 68 respectively, so that the modulated beams return on the paths described

above to the beam splitter 86. The beam splitter 86, in turn, directs the modulated beams through projection optics such as a lens 88, to form modulated beam images that ideally overlap and combine to form the composite image on the screen 92. Each of the panels 66, 74, and 76 may be implemented using liquid crystal over semiconductor technology as illustrated for example in Fig. 2.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. For example, while a projection display is described, the present invention may be used in direct view displays as well. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

What is claimed is:

5

10

15

- 1 1. A display comprising:
- 2 a semiconductor substrate;
- a liquid crystal over semiconductor pixel array
- 4 formed in said substrate; and
- a memory coupled to said array, said memory also
- 6 formed in said substrate.
- 1 2. The display of claim 1 wherein said pixel array
- 2 includes a plurality of pixels each including a memory
- 3 cell.
- 1 3. The display of claim 2 wherein said memory cells
- 2 are static random access memory cells.
- 1 4. The display of claim 1 wherein said pixel array
- 2 is coupled to said memory by a digital to analog converter.
- 1 5. The display of claim 1 wherein said memory
- 2 includes a cell associated with each of a plurality of
- 3 pixels of the pixel array.
- 1 6. The display of claim 1 wherein said pixel array
- 2 forms a reflective liquid crystal spatial light modulator.
- The display of claim 1 wherein said memory a
- 2 dynamic random access memory, and said display includes a

- 3 refresh circuit, said refresh circuit adapted to refresh
- 4 both said dynamic random access memory and said pixel
- 5 array.
- 1 8. The display of claim 1 wherein said pixel array
- 2 is adapted to eliminate the need for a periodic pixel
- 3 refresh cycle.
- 9. A method for displaying information comprising:
- forming a pixel array in a liquid crystal over
- 3 semiconductor substrate; and
- forming a memory in said liquid crystal over
- 5 semiconductor substrate, with said memory coupled to said
- 6 pixel array.
- 1 10. The method of claim 9 wherein forming a memory
- 2 includes forming a memory associated with each pixel of
- 3 said pixel array.
- 1 11. The method of claim 9 wherein forming a memory
- 2 includes forming a volatile memory and refreshing said
- 3 volatile memory and said pixel array in the same refresh
- 4 cycle.
- 1 12. The method of claim 9 including displaying
- 2 information without using a periodic refresh cycle.

- 1 13. A display comprising:
  2 a memory array;
  3 a pixel array; and
  4 a refresh circuit coupled to said memory array
  5 and said pixel array, said refresh circuit adapted to
  6 refresh said memory array and said pixel array.
- 1 14. The display of claim 13 wherein said memory array 2 and said pixel array are formed in the same semiconductor 3 substrate with said refresh circuit.
- 1 15. The display of claim 14 wherein said substrate is 2 a liquid crystal over semiconductor substrate, said pixel 3 array including a plurality of electrodes adapted to 4 interact with a liquid crystal material over said pixel 5 array.
- 1 16. The display of claim 13 wherein said memory array 2 is formed of dynamic random access memory.
- 1 17. A method for displaying information comprising:
  2 providing a pixel array in a semiconductor
  3 substrate;
  4 providing a memory array in said substrate; and
  5 refreshing said memory array and said pixel array

in the same refresh cycle.

6

- 1 18. The method of claim 17 including forming said
- 2 memory and pixel arrays in a liquid crystal over
- 3 semiconductor substrate.
- 1 19. The method of claim 17 including storing pixel
- 2 data in said memory array.
- 1 20. The method of claim 17 including providing a
- 2 liquid crystal material over said pixel array.
- 1 21. A processor-based system comprising:
- a processor;
- an interface bus coupled to said processor; and
- a display coupled to said processor, said display
- 5 including a liquid crystal over semiconductor substrate,
- 6 said substrate including a memory array and a pixel array
- 7 coupled to said memory array.
- 1 22. The system of claim 21 wherein said memory array
- 2 includes a plurality of cells, each cell coupled to a pixel
- 3 of said pixel array.
- 1 23. The system of claim 22 wherein said memory cells
- 2 are static random access memory cells.

- 24. The system of claim 23 wherein said pixel array is a reflective liquid crystal array.
- 25. The system of claim 24, said memory including a plurality of storage locations at each pixel and a digital
- 3 to analog converter coupling each of said storage locations
- 4 to a different pixel cell.

# LIQUID CRYSTAL OVER SEMICONDUCTOR DISPLAY WITH ON-CHIP STORAGE

#### Abstract of the Disclosure

A display device, such as a projector system, may include a plurality of display panels formed from liquid crystal over semiconductor substrates which incorporate not only the pixel elements but memory as well. The presence of memory in the display allows a host system, such as a computer, to send only new picture information to the display and avoid the transmission of information that does not change. Thus, the display update bandwidth required of the host system may be reduced, allowing the host system to use resources typically required by the display update process for improved performance of other operations. In addition, the elimination of redundant information being transmitted to the display may allow more new information to be transmitted, enabling, for example, a higher resolution display.

5

10

15




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6